Performance Analysis of Sliding Mode Controlled Bridgeless Interleaved Boost Converter for Battery Charging Applications

Subashini. N*. Augusti Lindiya. S*
Vijayarekha. K. Ramkumar. K

* Department of Electrical and Electronics Engineering, SASTRA University, Thanjavur 613401, India (e-mail: nmnsi@eee.sastra.edu)

Abstract: In the recent years, the necessity of Power Factor Correction (PFC) circuit is essential in battery charging systems, switched mode power supplies and LED (Light Emitting Diode) lighting systems. The harmonics introduced due to non-sinusoidal current drawn by the diode rectifiers can be avoided if the circuit includes active PFC circuits. In this paper, Sliding Mode Controller (SMC) design using the small signal model of Bridgeless Interleaved Boost Converter (BLIBC) for power factor correction is proposed. The control objective is threefold: (i) DC output voltage regulation under load and supply side disturbances (ii) Minimization of THD in source current ensuring improved supply side power factor (iii) Tracking of output voltage for desired reference voltage setting. The mitigation of harmonics along with regulated DC bus voltage is achieved by designing a SMC to operate at a constant switching frequency and the control law is derived following a systematic approach. The schematics are executed using MATLAB/SIMULINK® and the modeling is validated through the simulation results. The performance parameters are obtained for varying load and supply voltage conditions.

Keywords: Power factor Correction, Sliding Mode Control, Boost Converter, Total Harmonic Distortion, Small Signal Model, DC bus.

1. INTRODUCTION

Nonlinear loads such as Switched Mode Power Supplies (SMPS), Power Electronic Converters and Computers are the main source of harmonics which affects the Power Quality. Normally in ac to dc conversion, diode rectifiers and phase-controlled rectifiers are used. These converters draw pulsating current from the mains. This non sinusoidal current is rich in harmonics and reduces the power factor. Therefore, it is essential to implement PFC to the switch mode power supply system. A large number of authors have analyzed the effects of non-linear loads on medium and low voltage AC distribution networks and have proposed variety of methods supported by theoretical derivations and algorithms. Many of these contributions are oriented towards attempts at waveform shaping of the supply side currents close to sinusoidal variations by switching controls implemented on a compensator in the form of a power modulator (Singh et al., 2003; Madigan et al., 1999). These publications have also focused on the consequent improvement in supply side power factor (Kocher and Steigerwald, 1983; REDLT, 1994). Concurrently the question of maintaining a regulated DC voltage at the output of the non-linear rectifier/converter systems has also been addressed in many of these publications (Tse and Chow, 2000; Lu et al., 2008).

The front-end ac–dc converter is a key component of the charger system. Appropriate selection of topology plays a vital role in order to meet the necessary requirements of source current harmonics, supply side power factor and DC output voltage regulation (Agilent Technologies, 1995; IEEE, 2014; Garcia et al., 2003). The PFC is possible using basic converters such as boost converter, fly back and cuk converter etc. For regulated DC bus voltage, resonant converter involving ZVS/ZCS is also proposed to minimize the switching losses and ripple in input current (Lai et al., 2014). In the recent years, various power factor improvement techniques were addressed with modular converters, bridgeless converters and interleaved converters Nallusamy et al., 2015; Mejía-Ruiz et al., 2017). A bridgeless flyback converter with PFC is proposed for utility line system (Lin et al., 2018). The feasibility of the topology is verified by obtaining the harmonic currents from light load to heavy load under different input voltage levels. Topological modifications have also been done in bridgeless PFC converter to reduce conduction loss and current stress in semiconductors (Tseng et al., 2018). Active PFCs are widely applied to the LED lighting circuit due to the requirement of low THD and high power factor (Cheng et al., 2017).

In PFC circuits, high performance controllers are required. All these controllers include two control loops. The outer voltage mode control for DC bus voltage regulation and inner current mode control for wave shaping of input current (de Melo et al., 2010; Chattopadhyay et al., 2003). Boost converters with advanced controllers are developed for DC bus voltage regulation. Various linear and nonlinear current mode techniques are proposed and digital controllers also addressed for PFC (Umamaheswari et al., 2012; Chen and Maksimović, 2010). Linear controllers like PI Controller and Linear Quadratic Regulator (LQR) are discussed for Single Input Multiple Output (SIMO) and Multiple Input Multiple
Output (MIMO) configurations for achieving good transient and steady state responses against load and line disturbances (Augusti Lindiya et al., 2019). Among the nonlinear controllers, Sliding Mode Control (SMC) is a powerful control technique for switched mode power converters. The performance of SIMO converter with sliding mode control is analyzed (Augusti Lindiya et al., 2017) and it ensures a stable output over the range of operating loads. SMC guarantees stability for wide range of load as well as supply variation, improves transient response which makes this as an effective alternative to other conventional current mode control strategies. Despite of its advantages it suffers due to inherent drawback of variable frequency operation which is the source of electromagnetic interference. This problem can be resolved by an effective approach wherein the switching frequency of the SMC is controlled via fixed-frequency pulse-width modulation (PWM) (TAN, 2017; Yasin et al., 2018).

In this paper, an attempt is made to improve supply side power factor and output DC voltage regulation using SMC with fixed frequency PWM. Four operating modes in each half cycle are analyzed and modeling of the BLIBC is carried out with the help of equivalent circuits developed from circuital laws which ensures a relationship of physical variables in the power converter. State space equations are developed for each operating mode from which the averaged system matrix has been found.

In the proposed approach, the continuous component of control signal in SMC is derived from the equations formulated through small signal modeling of BLIBC. For successful operation of this converter, the output voltage, the inductor current and input voltage are sensed and processed. As a result, the current waveform exactly follows input sinusoidal voltage and it is also in phase with the supply voltage. The performance is analyzed by calculating THD and power factor for wide range of load variations and line voltage variations. The performance parameters obtained in this approach are better than the results available in similar publication (Gunasekaran and Vellithiruthi Thazhathu, 2017).

The rest of the paper is categorized as follows. Section 2 presents a brief review of various boost converter circuits and various modes of operation of BLIBC. In Section 3, modeling and closed loop control scheme of the converter using SMC is presented. Section 4 displays simulation studies and finally section 5 concludes the proposed work for that particular event.

2. BOOST CONVERTER CIRCUITS IN PFC AND OPERATING MODES OF BLIBC

2.1 Review of various boost converters
In most of the active PFC circuits, diode bridge rectifier is at the front end which is followed by a conventional boost converter. It provides many advantages over the other types of DC to DC converters and has excellent features like smooth input current waveform which reduces the filtering requirements hence produces less electromagnetic interference. The boost inductor is connected in series with the source so that the inductor current is the replica of source current which makes the wave shaping easier. This topology is suitable for low and medium power applications. For high power applications, losses occur in the diode bridge increases with decrease in efficiency. Furthermore, the design of inductor for such high power levels is another problem. Hence bridgeless boost converter (Lin et al., 2018) is another alternative for high power applications. This topology reduces heat dissipation at the diode bridge rectifier, but makes the sensing circuits complex. Interleaved boost converter employs parallel combination of basic boost converters where the two switches are operated with 180° displacement. It has several advantages such as less EMI, reduced ripple in the input current, reduced conduction losses and better current sharing capability (Jang and Jovanovic, 2007). But it suffers from heat management problem at the input side similar to conventional boost topology.

The bridgeless interleaved boost converter inherently combines the advantages of both bridgeless and interleaved boost converter (Musavi et al., 2011), therefore becomes attractive now. The power circuit of BLIBC is shown in Fig. 1. The source voltage and current are represented as $V_s$ and $i_s$. The active switch and diode in each arm is represented as $Q_1$, $Q_2$, $Q_3$, and $Q_4$, and $D_1$, $D_2$, $D_3$, and $D_4$ respectively. The input side inductors of the BLIBC are represented as $L_1$, $L_2$, $L_3$, and $L_4$. In order to get ripple free output voltage, capacitor $C$ is connected in parallel with the load resistor $R$. The output DC voltage is represented as $V_o$.

![Bridgeless Interleaved Boost Converter (BLIBC) Topology](image)

2.2 Modes of operation [Musavi et al., 2011]
The circuit operation is analyzed by considering positive and negative half cycles individually. The detailed working of BLIBC is analyzed based on the duty ratio which is less than or greater than or equal to 0.5 depending upon the range of input voltage with respect to regulated output voltage. In this paper, various operating modes of the BLIBC are explained for a duty cycle greater than 0.5. Mode 1 to Mode 4 covers the operating modes for one switching cycle during positive half of input voltage and Mode 5 to Mode 8 includes the operating modes for one switching cycle during negative half of ac input voltage.

2.2.1 Mode 1
During this switching interval, $Q_1$, $Q_2$ are switched ON and $Q_3$, $Q_4$ are switched OFF as in Fig. 2 (a). The current flows through $L_1$ and $Q_1$ and continues through $Q_2$ (and partially its body diode) and then $L_2$, returning to the line. The current in these inductors increases linearly and stores energy in $L_1$ and...
2. The current in inductors $L_3$ and $L_4$ decreases linearly and energy is recovered and transferred to the load circuit through diode $D_3$, $C$ and body diode of $Q_4$.

2.2.2 Mode 2

During this switching interval $Q_3/Q_4$ are turned ON and $Q_1/Q_2$ also remain in ON state as shown in Fig. 2 (b). The current in all the inductors increases linearly and stores energy. The capacitor $C$ discharges through the load circuit.

2.2.3 Mode 3

In this mode, $Q_3/Q_4$ are turned off, while $Q_1/Q_2$ remain on, as shown in Fig. 2 (c). During this switching interval, the current in inductors $L_3$ and $L_4$ increases linearly and energy is stored in these inductors. The current flows through $L_1$ and $Q_3$ and continues through $Q_4$ (and partially its body diode) and then $L_4$, returning to the line. The current in inductors $L_1$ and $L_2$ decreases linearly and energy is recovered and transferred to the load circuit through diode $D_1$, $C$ and body diode of $Q_2$. The turning ON of $Q_3/Q_4$ occurs with interleaving or with a 180° phase delay.

2.2.4 Mode 4

In this mode, $Q_3/Q_4$ remain on, while $Q_1/Q_2$ are turned on, as shown in Fig. 2 (b). During this switching interval, the currents in all the inductors increase linearly and energy is stored in these inductors. The capacitor $C$ discharges through the load circuit. This mode is similar to mode 2.

Similarly, during negative half cycle of input voltage, mode 5 to mode 8 covers four operating modes of BLIBC in one switching cycle which is shown in Fig. (d) –(f).

Fig. 2. Representation of current flow for various operating modes of BLIBC, (a) Mode 1; (b) Mode 2 and Mode 4; (c) Mode 3; (d) Mode 5; (e) Mode 6 and Mode 8; (f) Mode 7.

3. MODELLING AND CLOSED LOOP CONTROL SCHEME

3.1 State space Modelling

The steady state analysis of this converter for continuous conduction mode (CCM) is done for four unique switching intervals in each half cycle. The switching frequency is chosen to be very high than the supply frequency and hence the input voltage $V_{in}$, is assumed to be constant for one switching interval $T_s$.

The state space equations are developed for each switching states of positive half cycle and similar analysis can be carried out for negative half of input voltage. The source current ($i_s$) and capacitor voltage ($V_C$) are considered as state variables. The current flowing through the inductors $L_1$ and $L_3$ are $i_1$ and $i_3$ respectively. The steady state analysis is
carried out for duty cycle \( D > 0.5 \) and the waveforms for each sub interval are shown in Fig. 3 (Musavi et al., 2011).

Let the system is defined by the following state space equation

\[
\dot{x} = Ax + Bu \tag{1}
\]

and the output equation is represented as

\[
y = Cx \tag{2}
\]

where \( A \) is the system matrix of order (2 x 2); \( B \) is the disturbance matrix of order (2 x 1); \( C \) is the output matrix of order (1 x 2). \( x \) is the state vector of order (2 x 1), \( u \) is the disturbance vector of order (1 x 1) and \( y \) is the output vector of order (1 x 1).

The state space equations for each operating mode are obtained using Kirchhoff’s laws with reference to equivalent circuit shown in each mode. The averaged system matrix is obtained for each operating mode with a duty ratio \( D > 0.5 \) which are given as follows:

### 3.1.1 Mode 1: \((t_1 - t_2)\)

Applying Kirchhoff’s Voltage Law (KVL) to Fig. 4, following equations are obtained.

\[
\frac{di_s}{dt} = \frac{v_{in} - v_0}{L_3 + L_4} = \frac{v_{in} - v_0}{2L} \tag{3}
\]

Since \( L_1 = L_2 = L_3 = L_4 = L \)

\[
A_t = \begin{bmatrix} 0 & -1 \\ \frac{k}{C} & \frac{1}{RC} \end{bmatrix} \quad B_t = \begin{bmatrix} 1 \\ \frac{L}{2} \end{bmatrix} \tag{10}
\]

### 3.1.2 Mode 2: \((t_2 - t_3)\)

Applying KVL to Fig. 5, the following equations are obtained.

\[
\frac{di_s}{dt} = \frac{v_{in} - v_0}{L_3 + L_4} = \frac{v_{in} - v_0}{2L} \tag{11}
\]

Applying Kirchhoff’s Current Law (KCL) to the equivalent circuit

\[
i_s = C \frac{dv_0}{dt} = i_s - \frac{v_0}{R} \tag{7}
\]

The source current is the sum of current through the inductor \( L_1 \) and \( L_3 \). Hence \( i_s \) and \( i_3 \) are expressed as follows:

\[
i_s = k i_1 \text{ and } i_3 = (1 - k) i_s \tag{8}
\]

where \( k \) is a constant which represents fraction of total source current \( i_s \). Hence (7) is modified as,

\[
A_t = \begin{bmatrix} 0 & -1 \\ \frac{k}{C} & \frac{1}{RC} \end{bmatrix} \quad B_t = \begin{bmatrix} 1 \\ \frac{L}{2} \end{bmatrix} \tag{10}
\]
The source current obtained from (11) and (12) is given as,
\[
\frac{di_s}{dt} = \frac{v_m - v_0}{2L}
\]  
(12)

Applying KCL to Fig. 5,
\[
\frac{di_s}{dt} = \frac{di_1 + di_2 + v_m}{L}
\]  
(13)

Hence
\[
\frac{dv_0}{dt} = -\frac{v_0}{RC}
\]  
(15)

The state space matrix and disturbance matrix for mode 2 is obtained from (13) and (15) which are given below.
\[
A_2 = \begin{bmatrix} 0 & 0 \\ 0 & -1/RC \end{bmatrix}, \quad B_2 = \begin{bmatrix} 1/L \\ 0 \end{bmatrix}
\]  
(16)

3.1.3 Mode 3: \((t_3 - t_4)\)

Similarly, KVL is applied the equivalent circuit of BLIBC during mode 3, the following state space equations are obtained.
\[
\frac{di_1}{dt} = \frac{v_m - v_0}{L_3 + L_4} = \frac{v_m - v_0}{2L}
\]  
(17)

\[
\frac{di_2}{dt} = \frac{v_m}{L_3 + L_4} - \frac{v_m}{2L}
\]  
(18)

The source current is derived as follows:
\[
\frac{di_s}{dt} = \frac{di_1 + di_2}{L} = \frac{v_m - v_0}{2L}
\]  
(19)

Following KVL to Fig. 6, the capacitor current is expressed as,
\[
i_c = C\frac{dv_0}{dt} = i_1 - i_0 = i_1 - \frac{v_0}{R}
\]  
(20)

Substituting \(i_1\) form (8), the above equation is modified as,
\[
\frac{dv_0}{dt} = \frac{i_1 - v_0}{C} - \frac{(1-k)i_1 - v_0}{RC}
\]  
(21)

Arranging these (19) and (21) in matrix form and the state matrix and disturbance matrix for mode 3 are stated as follows:
\[
A_3 = \begin{bmatrix} 0 & -1 \\ (1-k) & -1 \end{bmatrix}, \quad B_3 = \begin{bmatrix} 1/L \\ 0 \end{bmatrix}
\]  
(22)

3.1.4 Mode 4: \((t_4 - t_5)\)

The following state space equations are derived by applying Kirchhoff’s laws to Fig. 7.
\[
\frac{di_1}{dt} = \frac{v_m}{L_1 + L_2} = \frac{v_m}{2L}
\]  
(23)

\[
\frac{di_2}{dt} = \frac{v_m}{L_3 + L_4} = \frac{v_m}{2L}
\]  
(24)

The source current is obtained from (23) and (24).
\[
\frac{di_s}{dt} = \frac{di_1 + di_2}{L} = \frac{v_m}{L}
\]  
(25)

Applying KCL to Fig. 7, the equation for capacitor current is obtained from which the following equation is derived.
\[
\frac{dv_0}{dt} = -\frac{v_0}{RC}
\]  
(26)

Arranging (25) and (26) in matrix form, the state space matrix and disturbance matrix for mode 4 are given as follows:
The averaged small signal state space model is given as

$$A = A_1(1-D) + A_2(D-\frac{1}{2}) + A_3(1-D) + A_4(D-\frac{1}{2})$$

$$B_1(1-D) + B_2(D-\frac{1}{2}) + B_3(1-D) + B_4(D-\frac{1}{2})$$

$$A = \begin{bmatrix} 0 & 0 \\ -1 & 0 \end{bmatrix}$$

$$B_1 = \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix}$$

(27)

The state space average matrix is calculated as follows:

$$A = A_1(1-D) + A_2(D-\frac{1}{2}) + A_3(1-D) + A_4(D-\frac{1}{2})$$

$$B_1(1-D) + B_2(D-\frac{1}{2}) + B_3(1-D) + B_4(D-\frac{1}{2})$$

$$A = \begin{bmatrix} 0 & \frac{-(1-D)}{L} \\ 0 & \frac{-(1-D)}{RC} \end{bmatrix}$$

$$B = \begin{bmatrix} \frac{1}{L} \\ 0 \end{bmatrix}$$

$$C = [0 \quad 1]$$

(30)

For a duty cycle of $D < 0.5$, same state space average matrix is obtained by considering various operating modes. The BLIBC is perturbed by small variations in $v_{in}$ causing small variations in $i_s$, with respect to their steady state values which in turn modifies the duty ratio $D$. The small variations around the equilibrium point is expressed by

$$x = X + \tilde{x}, \quad v_{in} = V_{in} + \tilde{v}_{in}, \quad \dot{d} = D + \hat{d}$$

(31)

The averaged small signal state space model is given as

$$\frac{d(X + \tilde{x})}{dt} = A_1((X + \tilde{x})(1-D) + D + \hat{d}) + A_2((X + \tilde{x})(D-\frac{1}{2}) + \hat{\tilde{d}}) + A_3((X + \tilde{x})(1-D) + D + \hat{d}) + A_4((X + \tilde{x})(D-\frac{1}{2}) + \hat{\tilde{d}})$$

$$B_1((U + \hat{u})(1-D) + D + \hat{d}) + B_2((U + \hat{u})(D-\frac{1}{2}) + \hat{\tilde{d}}) + B_3((U + \hat{u})(1-D) + D + \hat{d}) + B_4((U + \hat{u})(D-\frac{1}{2}) + \hat{\tilde{d}})$$

(32)

The above nonlinear averaged equation is linearized about the quiescent operating point. The independent inputs of the converter are expressed as constant values i.e. DC, plus small ac variations. If the ac variations are sufficiently small in magnitude, then the nonlinear terms are much smaller than the linear ac terms, and hence can be neglected. After removing the steady state DC values, the small-signal ac model of the converter is given by

$$\frac{d\tilde{x}}{dt} = A\tilde{x} + B\tilde{v}_{in} + [(A_1 - A_2 + A_3 + A_4)X + (B_1 - B_2 + B_3 + B_4)U]\hat{d}$$

$$\frac{d\tilde{\tilde{d}}}{dt} = A\tilde{\tilde{d}} + B\tilde{v}_{in} + f\hat{d}$$

(33)

where $\hat{\tilde{d}}$-small signal duty cycle and

$$f = [(A_1 - A_2 + A_3 + A_4)X + (B_1 - B_2 + B_3 + B_4)U]$$

(35)

Substituting corresponding state variables and relevant matrices $A, B$ and $f$ in (34) then it becomes,

$$\frac{d\tilde{x}}{dt} = [\begin{bmatrix} A_1 & B_1 \\ A_2 & B_2 \end{bmatrix} \begin{bmatrix} X \\ U \end{bmatrix} + \begin{bmatrix} A_3 & B_3 \\ A_4 & B_4 \end{bmatrix} \begin{bmatrix} \tilde{x} \\ \tilde{\tilde{d}} \end{bmatrix}]$$

From the above equation, the control – to - output transfer function can be derived and (34) is simplified as shown below.

$$\frac{d\tilde{x}}{dt} = A\tilde{x} + f\hat{d}$$

(37)

Equation (37) is used to get the continuous component of control input $u_{eq}$ in sliding mode control which is discussed in subsequent section.

3.2 Sliding Mode Control

The SMC, which belongs to a class of a non-linear controller offers guaranteed stability and robustness against system parameter variations, line and load uncertainties. It uses multiple state feedbacks and the desired closed-loop response is obtained in the time domain directly. All the controllable states of the system should be continuous and accessible for the SMC to be applied. In this work, a sliding mode controller is designed considering both output voltage error and input current error as state variables. The information about the voltage error is used to regulate the output voltage precisely under load disturbances whereas the inclusion of input current error information allows the source current to track closely the desired sinusoidal reference current. The control action is discontinuous as the converter is a variable structure system.

The sliding surface $\sigma (e, t)$ is chosen as a linear combination of the two state variables which is given as follows:

$$\sigma (e, t) = [G] [e] = [G_1 \quad G_2] \begin{bmatrix} e_1 \\ e_2 \end{bmatrix}$$

(38)

where $G_1$ and $G_2$ represents sliding coefficients, $e_1$ and $e_2$ represents error vector of the state variables (Umamaheswari, Uma and Vijayalakshmi, 2011). The discontinuous control component needed to drive the system state trajectories to the state of equilibrium can be expressed as

$$u = signum(\sigma)$$

(39)

The control action is capable of bringing the states of the system from any condition to the state of $\sigma = 0$. This makes the system states move towards the sliding surface and the switching function $u$ exhibits the logic state of the switch 0 or 1. The condition for existence of sliding mode operation derived from Lyapunov’s second method to determine the asymptotic stability must be satisfied in order to maintain the system states on the sliding surface. The equivalent control input $u_{eq}$ is formulated by setting the time differentiation of (38) to zero.

Considering $W$ as the vector containing reference of state variables, $X$ as the actual state variable vector and $e$ as the error vector.
\[ W = \begin{bmatrix} w_1 \\ w_2 \end{bmatrix}, \quad X = \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}, \quad e = \begin{bmatrix} e_1 \\ e_2 \end{bmatrix} \] (40)

\[ e_1 = w_1 - x_1 = i_{\text{ref}} - i_s \] (41)

\[ e_2 = w_2 - x_2 = V_{\text{ref}} - v_0 \] (42)

It is desired to maintain the error vector \( e \) on the sliding surface \( \sigma(e, t) = 0 \) which entails that the error converges exponentially to zero and is given by

\[ \sigma(e, t) = [G][e] = 0 \] (43)

The equivalent control signal \( u_{eq} \) of the sliding mode current controller when applied to the BLIBC is obtained by solving

\[ \dot{\sigma}(e, t) = [G][\dot{e}] = 0 \]

\[ \begin{bmatrix} \dot{e}_1 \\ \dot{e}_2 \end{bmatrix} = \begin{bmatrix} w_1 - x_1 \\ w_2 - x_2 \end{bmatrix} = \begin{bmatrix} i_{\text{ref}} - i_s \\ V_{\text{ref}} - v_0 \end{bmatrix} = -[x] \] (44)

Since the state model of the BLIBC is given by

\[ \dot{x} = Ax + fu_{eq} \] (45)

where

\[ f = - (A_1 + A_2) + (A_1 + A_2) + [- (B_1 + B_2) + (B_1 + B_2)] = \begin{bmatrix} V_{\text{ref}} \\ -I_s \\ C \end{bmatrix} \] (46)

Then \( \dot{\sigma}(e, t) = [G][\dot{e}] = 0 \) is as follows:

\[ [G_1, G_2] \begin{bmatrix} \dot{x} \end{bmatrix} = 0 \] (47)

\[ [G_1, G_2] \begin{bmatrix} -Ax - fu_{eq} \end{bmatrix} = 0 \] (48)

\[ [G_1, G_2] \begin{bmatrix} 0 \\ - (1 - D) + \frac{L}{1 \cdot RC} \end{bmatrix} \begin{bmatrix} i_s \\ V_{\text{ref}} \end{bmatrix} + \begin{bmatrix} -V_{\text{ref}} \\ L \end{bmatrix} \] (49)

\[ [G_1, G_2] \begin{bmatrix} \frac{(1 - D) V_{\text{ref}}}{L} + \frac{V_0}{L} + \frac{V_0}{RC} \end{bmatrix} \] (50)

\[ u_{eq} = \begin{bmatrix} (G_2 V_0 + G_1 L) I_s \\ G_1 V_0 \end{bmatrix} \] (51)

From (52), the continuous control component \( u_{eq} \) is obtained as follows:

\[ u_{eq} = \begin{bmatrix} \frac{G_2 (D - 1)}{C} \end{bmatrix} i_s + \frac{G_1 (1 - D) + G_2 \frac{1}{L}}{L} V_{\text{ref}} \] (53)

The dc control output from the controller \( u = u + u_{eq} \) is used to vary the conducting period of the devices in response to line and load disturbances. By choosing the arbitrary value of \( G_1 \) and \( G_2 \) as 0.1 and 10, (39) and (53) are realized in MATLAB/SIMULINK® tool and the control signal is obtained. This signal is fed to the PWM circuit to generate switching pulses for the power switches.

### 3.3 Closed loop control using SMC

The schematic of the closed loop system using SMC is shown in Fig. 8. It is required to obtain a regulated low voltage DC and sinusoidal source current waveform for power factor improvement. In order to attain these objectives, the output DC voltage is sensed and scaled down suitably and compared with the reference voltage. The resulting voltage error signal is processed in the Proportional Integral (PI) controller. The PI controller parameters \( k_p \) and \( k_i \) are tuned properly and determined numerically as 1 and 30 respectively. The output of PI controller determines the magnitude of input reference current which is then multiplied with the sine template obtained from the sinusoidal input voltage.

The voltage error \( e_2 \) is multiplied by the gain \( G_2 \). The actual inductor current is sensed and compared with reference current template and this error is \( e_1 \) multiplied with \( G_1 \). The discontinuous component of the control input is obtained using \( u = G_1 e_1 + G_2 e_2 = G_1 (i_{\text{ref}} - i_{\text{actual}}) + G_2 (V_{\text{ref}} - v_0) \) where \( G_1 \) and \( G_2 \) are the sliding coefficients which are obtained using trial and error such that the desired performance is attained. The continuous component of control input \( u_{eq} \) is calculated using (53). The resulting control signal adjusts the duty ratio of BLIBC through a fixed frequency PWM circuit. In closed loop control, SMC is modeled and schematics are created using MATLAB/SIMULINK and run to cover both transient and steady state region.

![Fig. 8. Schematic of BLIBC with sliding mode control](image-url)
4. SIMULATION RESULTS

The MATLAB® simulation schematic of the circuit in Fig. 1 in open loop is created and the performance of the same is evaluated by considering the specifications given in Table 1.

<table>
<thead>
<tr>
<th>Table 1. Specifications of BLIBC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameters</td>
</tr>
<tr>
<td>Maximum value of input AC voltage</td>
</tr>
<tr>
<td>Output Voltage</td>
</tr>
<tr>
<td>Duty cycle</td>
</tr>
<tr>
<td>Load Current</td>
</tr>
<tr>
<td>Switching frequency</td>
</tr>
<tr>
<td>Load Resistance</td>
</tr>
<tr>
<td>Inductance</td>
</tr>
<tr>
<td>Output capacitance</td>
</tr>
</tbody>
</table>

The MOSFET switch is triggered with a pulse obtained from a pulse generator of 10 kHz frequency. A fixed duty ratio of 50% is selected in order to get 24 V DC output from 18 V (rms) AC input. The simulation results for open loop control are shown in Fig. 9. From Fig. 9(a) it is clear that the input current is not sinusoidal for which the THD is calculated as 31.72% and the power factor is about 0.78. The DC output voltage for load current variation and source voltage variation is shown in Fig. 9(b) & 9(c). The output voltage is not regulated to 24 V for these disturbances. Hence it is essential to reduce THD and to increase the power factor by employing fixed frequency SMC.

The input current and voltage for rated loading condition are shown in Fig. 10(a). It infers that the control technique is effective to shape the input current identical to that of sinusoidal input voltage. Fig. 10(b) shows the THD of the input current which is reduced to 0.66%. The transient and steady state response of output voltage for rated load current of 2.4 A is depicted in Fig. 10(c). It shows that the required output voltage of 24 V is reached within 0.15s with an overshoot of 30%. The servo tracking of the closed loop system is verified by varying the reference voltage setting and it is seen that the output voltage exactly follows the change in $V_{ref}$ from 24 V to 36 V and then to 48 V.
Fig. 10. Simulation waveforms, (a) Input voltage and current; (b) THD of source current; (c) Output voltage; (d) Reference voltage and actual output voltage.

Fig. 11 (a) shows the source current \( i_s \) and the current through the inductors \( L_1 \) and \( L_3 \) which are marked as \( i_1 \) and \( i_3 \) respectively are shown in Fig. 11(b)-(c). From this source current waveform, it is seen that the ripple in the source current is reduced due to interleaving or 180° phase displacement between the inductor currents.

The amplitude of AC input voltage is varied from 10 V to 14 V and then increased to 18 V as in Fig. 12(a). It is seen from the waveform that the DC output voltage settle down to the reference voltage of 24 V within a transient interval of 120 ms for this step increase in input voltage. It is evident from Fig. 12(b) that the output voltage is well regulated for step increase in load current from 1.2 A to 2.4 A at \( t = 0.4 \) s and same load is maintained for a duration of 0.3 s. Then at \( t = 0.7 \) s, there is a step decrease in load current from 2.4 A to 1.2 A. During both the step changes, the actual load voltage gets back to \( V_{\text{ref}} \) of 24 V with a settling time of 100 ms. The source voltage and source current waveforms for this step change in load are shown in Fig. 12(c). It infers that the amplitude of the source current changes for change in load current but the controller maintains the waveshape nearly sinusoidal which improves the power factor.

The startup transient response of output voltage for varying load condition with fixed source voltage is depicted in Fig. 13(a). It concludes that the peak overshoot and settling time increases for increase in load resistance. Similarly, the transient response of output voltage for change in input voltage with fixed load is shown in Fig. 13(b). It shows that the overshoot and settling time is reduced for decrease in input voltage.

Fig. 12. Simulation waveforms, (a) Input voltage and Output voltage; (b) Output voltage and current; (c) Input voltage and current.

Fig. 13. (a) Transient response of output voltage for change in load resistance with \( V_{\text{in}}(\text{max}) = 18 \) V (b) Transient response of output voltage for change in input voltage with \( R = 10 \) Ω.
The performance of the converter for load variation, input voltage variation and change in reference voltage is analyzed by calculating Total Harmonic Distortion (THD) and power factor. The transient response of the converter is also analyzed by observing the overshoot (OS) and setting time (Tss) under source and load side disturbances. The calculated parameters are presented in Table 2 for a reference voltage of 24 V. Similarly, the THD, Tss and OS for various Vref are shown in Fig. 14 (a) – (c) respectively. The THD is within the standards which shows the effectiveness of the control scheme in input current wave shaping and hence the power factor is increased above 0.99 for all the cases.

Table 2. Performance parameters for \( V_{ref} = 24 \text{ V} \)

<table>
<thead>
<tr>
<th>( V_{in} = 10 \text{ V} )</th>
<th>R (Ω)</th>
<th>THD (%)</th>
<th>Power Factor</th>
<th>OS (%)</th>
<th>Tss (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>3.33</td>
<td>0.9998</td>
<td>2.08</td>
<td>0.4</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>2.55</td>
<td>0.9999</td>
<td>3.12</td>
<td>0.45</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>2.04</td>
<td>0.9999</td>
<td>4.58</td>
<td>0.52</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>1.69</td>
<td>0.9999</td>
<td>6.25</td>
<td>0.6</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>1.44</td>
<td>0.9999</td>
<td>7.71</td>
<td>0.62</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>1.25</td>
<td>0.9999</td>
<td>8.96</td>
<td>0.63</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>( V_{in} = 14 \text{ V} )</th>
<th>R (Ω)</th>
<th>THD (%)</th>
<th>Power Factor</th>
<th>OS (%)</th>
<th>Tss (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>1.23</td>
<td>0.9999</td>
<td>5</td>
<td>0.3</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>0.95</td>
<td>0.9999</td>
<td>7.5</td>
<td>0.33</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>0.77</td>
<td>0.9999</td>
<td>9.38</td>
<td>0.36</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>0.67</td>
<td>0.9999</td>
<td>11.1</td>
<td>0.38</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>0.6</td>
<td>0.9999</td>
<td>12.5</td>
<td>0.39</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>0.56</td>
<td>0.9999</td>
<td>13.7</td>
<td>0.39</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>( V_{in} = 18 \text{ V} )</th>
<th>R (Ω)</th>
<th>THD (%)</th>
<th>Power Factor</th>
<th>OS (%)</th>
<th>Tss (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0.66</td>
<td>0.9999</td>
<td>31.2</td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>0.56</td>
<td>0.9999</td>
<td>33.3</td>
<td>0.19</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>0.5</td>
<td>0.9999</td>
<td>35</td>
<td>0.2</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>0.48</td>
<td>0.9999</td>
<td>35.8</td>
<td>0.25</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>0.5</td>
<td>0.9999</td>
<td>36.6</td>
<td>0.28</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>0.52</td>
<td>0.9999</td>
<td>37.5</td>
<td>0.29</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 14. (a) THD; (b) Settling Time (Tss); (c) Overshoot (OS).

5. CONCLUSIONS

This work is concerned with the modeling and simulation of general purpose single phase power electronics system for delivering low voltage DC regulated output, concurrently satisfying power quality specifications viz., THD and power factor. A Bridgeless interleaved boost converter with fixed frequency sliding mode control is analyzed in this paper. Detailed state space analysis of this converter is available for various operating modes from which linearized state space matrix is obtained. In SMC, a new method of deriving the continuous component of control signal from small-signal model is proposed which provides a systematic procedure. Elaborate simulation schematic using SIMULINK® has been developed and the extensive simulation results have been presented for transient and steady state conditions. This control strategy which essentially generates the required reference current for supply side current shaping is governed by the respective theoretical equations and has realized highly desirable performance of the BLIBC system. The
Investigation is done for evaluating the suitability and performance of the controller for wide range of input voltage and load variation. The change in reference voltage also considered for comparative evaluation. As far as the results are concerned, there is convergence of the performance as indicated by various parameters.

REFERENCES

Agilent Technologies (1995). Compliance Testing to the IEC 1000-3-2 (EN 61000-3-2) and IEC 1000-3-3 (EN 61000-3-3) Standards. Santa Clara, California, United States: Agilent Technologies.


